Computer Architecture Lecture 17: Caching
Geoffrey Messier · 83:06
This is a university lecture on processor caching that explains why memory is the fundamental bottleneck in computer design (a CPU instruction takes ~1 clock cycle while a DRAM access takes 20–50+ cycles), and how a s...